| DuneNvme 1.0.2 This is a simple NVMe test environment that allows experimentation with the low level PCIe NVMe interfaces as available on a Xilinx FPGA environment. |
NvmeStorageIntPkg Package Body Reference
Package >> NvmeStorageIntPkg
The documentation for this class was generated from the following file:
Functions | |
| std_logic_vector | to_stl ( v: in integer , b: in integer ) |
| std_logic_vector | to_stl ( v: in unsigned , b: in integer ) |
| std_logic_vector | to_stl ( v: in unsigned ) |
| integer | log2 ( v: in integer ) |
| integer | log2_roundup ( v: in integer ) |
| std_logic_vector | concat ( v: in std_logic , n: in integer ) |
| std_logic_vector | zeros ( n: in integer ) |
| unsigned | zeros ( n: in integer ) |
| std_logic_vector | ones ( n: in integer ) |
| unsigned | truncate ( v: in unsigned , n: in integer ) |
| std_logic_vector | extend ( v: in std_logic_vector , n: in integer ) |
| std_logic_vector | keepBits ( numWords: in unsigned ) |
| Set the keep bits based on the number of 32 bit words to be transfered. | |
| std_logic_vector | keepBits ( numWords: in integer ) |
| Set the keep bits based on the number of 32 bit words to be transfered. | |
| std_logic_vector | to_stl ( v: in PcieRequestHeadType ) |
| PcieRequestHeadType | to_PcieRequestHeadType ( v: in std_logic_vector ) |
| PcieRequestHeadType | set_PcieRequestHeadType ( requesterId: in integer request: in integer address: in integer count: in integer tag: in integer ) |
| Set the fields in the PCIe TLP header. | |
| std_logic_vector | to_stl ( v: in PcieReplyHeadType ) |
| PcieReplyHeadType | to_PcieReplyHeadType ( v: in std_logic_vector ) |
| PcieReplyHeadType | set_PcieReplyHeadType ( requesterId: in integer status: in integer address: in integer count: in integer tag: in integer ) |
| Set the fields in the PCIe TLP header. | |
| std_logic_vector | to_stl ( v: in NvmeRequestHeadType , word: in integer ) |
| NvmeReplyHeadType | to_NvmeReplyHeadType ( v: in std_logic_vector ) |
| *** Needs work ! **** | |
Procedures | |
| axisConnect( signal streamOut: inout AxisStreamType ,signal streamIn: inout AxisStreamType ) | |
| axisConnect( signal streamOut: out AxisType signal ready: in std_logic signal streamIn: inout AxisStreamType ) | |
| axisConnect( signal streamOut: inout AxisStreamType signal streamIn: in AxisType signal ready: out std_logic ) | |
The documentation for this class was generated from the following file:
- /src/dune/source/DuneNvme/src/NvmeStorageIntPkg.vhd
Generated by
1.8.15