#
# Usage: generate.exe vio_example -f=<arg_file_name>
#
-tool=xst
-language=VHDL
-outputdirectory=M:\FULL_DESIGN\chipscope
-compname=vio_control
-asyncinwidth=32
-asyncoutwidth=32